Search
Research outputs
A hardware implementation of the mechanism of multiprocessing [1999]
Tomasevic, Milo VEfficient one-dimensional forward and inverse discrete wavelet transformers [2018]
Savić, GoranDisk interface comparison and operating system file-caching investigation
[2003]
Djordjevic, Borislav S A novel firefly algorithm approach for efficient feature selection with COVID-19 dataset
[2023]
N. Bacanin Hardware implementation of DIRLS mismatched compressor applied to a pulse-Doppler radar system [2013]
Simić, SlobodanAn improved algorithm for the estimation of the root mean square value as an optimal solution for commercial measurement equipment
[2024]
Bulat, Marina A performance evaluation of cache injection in bus-based shared memory multiprocessors [2002]
Milenkovic, Aleksandar; Milutinovic, Veljko MCo-Processor for evolutionary full decision tree induction
[2016]
Vukobratović, Bogdan Z.; Struharik, Rastislav The Word-invalidate Cache Coherence Protocol [1996]
M. TomaševićSpeech enhancement through improvised conditional generative adversarial networks
[2020]
Ram, Saravana Ram; Vinoth, Kumar; Subramanian, Balambigai; Bacanin, Nebojsa Filters
By type
- 18