Researchers

Publications



Refined By:
???jsp.search.filter.citation_category???:  M22

Issue DateTitleAuthor(s)TypeМ-cat.
2017Implementation and evaluation of 2D SEC-DED forward error correction scheme in wireless sensor networksNikolić, Goran  ; Stojčev, Mile ; Nikolić, Tatjana  ; Petrović, Branislav  ; Jovanović, Goran ; Dimitrijević, Bojan  Article
22M22
2016Reliable data transfer Rendezvous protocol in wireless sensor networks using 2D-SEC-DED encoding techniqueNikolić, Goran  ; Stojčev, Mile ; Nikolić, Tatjana  ; Petrović, Branislav  ; Jovanović, Goran Article
22M22
2015Low-power fault-tolerant interconnect method based on LCDMA and duplicationNikolić, Tatjana  ; Nikolić, Goran  ; Stojčev, Mile ; Stamenković, ZoranArticle
22M22
2015Improving fault-tolerance capability of on-chip binary CDMA busNikolić, Tatjana  ; Nikolić, Goran  ; Đorđević, Goran  ; Stojčev, Mile Article
22M22
2014RPATS – Reliable power aware time synchronization protocolKosanovic, Mirko R.; Stojčev, Mile Article
22M22
2011Orthogonal fault-tolerant systolic arrays for matrix multiplicationMilovanović, Igor  ; Milovanović, Emina  ; Stojčev, Mile ; Bekakos, M.P.Article
22M22
2010Address generators for linear systolic arrayStojčev, Mile ; Milovanović, Igor  ; Milovanović, Emina  ; Nikolić, Tatjana  Article
22M22
2009Multi-functional systolic array with reconfigurable micro-power processing elements (✓)Milovanović, Emina  ; Nikolić, Tatjana  ; Stojčev, Mile ; Milovanović, Igor  Article
22M22
2009CDMA bus-based on-chip interconnect infrastructure (✓)Nikolić, Tatjana  ; Stojčev, Mile ; Đorđević, Goran  Article
22M22
2004Approach to partially self-checking combinational circuits design (✓)Đorđević, Goran  ; Stojčev, Mile ; Stanković, Tatjana  Article
22M22
2004Implementation of self-checking two-level combinational logic on FPGA and CPLD circuits (✓)Stojčev, Mile ; Đorđević, Goran  ; Stanković, Tatjana  Article
22M22