Results
eNauka >
Results >
Implementation of a unified modern interface for executing hardware simulation, synthesis, and verification processes of VLSI systems
| Title: | Implementation of a unified modern interface for executing hardware simulation, synthesis, and verification processes of VLSI systems | Authors: | Aleksa Srbljanović   ; Matija Dodović ; Marko Mićović ; Aleksandar Rikalo; Saša Stojanović |
Issue Date: | 2023 | Publication: | 2023 10th International Conference on Electrical, Electronic and Computing Engineering (IcETRAN) | Publisher: | IEEE | Type: | Conference Paper | Collation: | str. 1-5 | DOI: | 10.1109/IcETRAN59631.2023.10192196 | Scopus-ID: | 2-s2.0-85168410493 | URI: | https://enauka.gov.rs/handle/123456789/778086 http://zaposleni.etf.bg.ac.rs/rest/sciNaucniRezultati/oai/record/3/709195 |
M-category: | Mp. category will be shown later |
Items in eNauka are protected by copyright, with all rights reserved, unless otherwise indicated.