Towards an Improved Implementation of Hardware Transactional Memory on Asymmetric Processors

Ž. Šuštran; J. Protić; M. Tomašević

Results

eNauka > Results > Towards an Improved Implementation of Hardware Transactional Memory on Asymmetric Processors

Title:	Towards an Improved Implementation of Hardware Transactional Memory on Asymmetric Processors
Authors:	Ž. Šuštran ; J. Protić ; M. Tomašević
Issue Date:	2022
Publication:	Proceedings of the 30th Telecommunications Forum - TELFOR 2022
Publisher:	IEEE
Type:	Conference Paper
URI:	https://enauka.gov.rs/handle/123456789/727715 http://zaposleni.etf.bg.ac.rs/rest/sciNaucniRezultati/oai/record/3/708718
M-category:	Mp. category will be shown later

Find the DOI

Finding a DOI in CrossRef based on publication meta-data. The DOI (and metadata) with the similar data match will be displayed. ATTENTION - it doesn't have to be that publication.

Google Scholar^TM