Browsing eNauka

Browsing by Author Jovanović, Bojan

Showing results 1 to 20 of 21  next >
Issue DateTitleAuthor(s)TypeМ-cat.
2014A hybrid magnetic/complementary metal oxide semiconductor three-context memory bit cell for non-volatile circuit designJovanović, Bojan  ; Brum, R. M.; Torres, L.Article
21M21
2010An approach to Digital Low-Pass IIR Filter DesignJovanović, Bojan  ; Milun JevtićConference Paper
Mp. category will be shown later
2010An Improved Residue to Binary Converter Based on Mixed-Radix Conversion for the Moduli Set {2^(2n+1)−1,2^(2n),2^(n)−1} (✓)Jovanović, Bojan  ; Stamenkovic Negovan  ; Stojanovic VidosavConference Paper
Mp. category will be shown later
2011Bežični upravljačko-nadzorni sistem mobilnih robota, tehničko rešenjeJovanović, Bojan  ; Milun JevtićTechnical reports
Mp. category will be shown later
2014Binary Division Power Models for High-Level Power Estimation of FPGA-Based DSP CircuitsJovanović, Bojan  ; Jevtic, Ruzica; Carreras, CarlosArticle
21aM21a
2015Comparative Analysis of MTJ/CMOS Hybrid Cells Based on TAS and In-Plane STT Magnetic Tunnel JunctionsJovanović, Bojan  ; Brum, Raphael M.; Torres, LionelArticle
22M22
2016Complexity analysis of the quadratic phase iir digital filtersStančić, Goran  ; Jovanović, Bojan  ; Miljan PetrovićConference Paper
Mp. category will be shown later
2014Evaluation of hybrid MRAM/CMOS cells for normally-off and instant-on computingJovanović, Bojan  ; Brum, Raphael M.; Torres, LionelArticle
23M23
2010FPGA implemantacija hibridnog on-line nadzora procesa za PC bazirane Real-Time sistemeJovanović, Bojan  ; Milun JevtićConference Paper
Mp. category will be shown later
2011FPGA implementation of a hybrid on-line process monitoring in PC based real-time systemsJovanović, Bojan  ; Jevtic, MilunArticle
51M51
2010FPGA implementation of throughput increasing techniques of the binary dividersJovanović, Bojan  ; Milun JevtićConference Paper
Mp. category will be shown later
2012FPGA suited binary adder architectureJovanović, Bojan  ; Milun JevtićConference Paper
Mp. category will be shown later
2012Methods for power minimisation in modern VLSI circuitsJovanović, Bojan  ; Jevtić, MilunArticle
Mp. category will be shown later
2010One implementation of a Hybrid On-line process monitoring in PC based Real-Time SystemsMilun Jevtić; Jovanović, Bojan  Conference Paper
Mp. category will be shown later
2013Optimization of the Binary Adder Architectures Implemented in ASICs and FPGAsJovanović, Bojan  ; Jevtić, MilunArticle
Mp. category will be shown later
2011Power estimation of dividers implemented in FPGAsJovanović, Bojan  ; Ružica Jevtić; Carlos CarrerasConference Paper
Mp. category will be shown later
2011Reverse Conversion Design for the 4-Moduli Set {2n-1,2n,2n+1, 22n+1-1} (✓)Jovanović, Bojan  ; Negovan Stamenković  Article
24M24
2010Reverse Conversion for Residue Number System Realizations of Digital Signal Processing Hardware (✓)Jovanović, Bojan  ; Stamenkovic Negovan  ; Stojanovic VidoslavConference Paper
Mp. category will be shown later
2011Total Power Consumption in Modern VLSI CircuitsJovanović, Bojan  ; Milun JevtićConference Paper
Mp. category will be shown later
2010Triple-bit method for power estimation of nonlinear digital circuits in FPGAsJovanović, Bojan  ; Jevtic, R.; Carreras, C.Article
22M22