Results
| Naziv: | Tuning Logic Simulator for Estimation of VLSI Timing Degradation under Aging | Autori: | Milić, Miljana   |
Godina: | 2019 | Publikacija: | ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING | ISSN: | 1582-7445 Advances in Electrical and Computer Engineering Pretraži identifikator |
Tip rezultata: | Naučni članak | Kolacija: | vol. 19 br. 3 str. 75-82 | DOI: | 10.4316/aece.2019.03009 | WoS-ID: | 000486574100009 | Scopus-ID: | 2-s2.0-85072177529 | URI: | https://enauka.gov.rs/handle/123456789/481142 | Projekat: | Ministry of Education and Science of Republic of Serbia [TR32004] | Izvor metapodataka: | Migracija | M-kategorija: | 23M23 - Međunarodni časopis kategorije M23 |
Items in eNauka are protected by copyright, with all rights reserved, unless otherwise indicated.